

Claims

1 1. An integrated circuit including a field plated resistor, comprising:
 2 a resistor formed in a substrate, the resistor having first and second contact
 3 regions:
 4 a first layer of insulative material over the resistor, the first layer of insulative
 5 material having a window therethrough to the first contact region;
 6 a layer of doped polysilicon over the first layer of insulative material to define a
 7 field plate over the resistor, the polysilicon filling the window and making contact with the first
 8 contact region of the resistor, the field plate extending over the resistor body to proximate the
 9 second contact region;
 10 a second layer of insulative material over the resistor, a portion of the second layer
 11 of insulative material covering the field plate, the second layer of insulative material having a
 12 first window therethrough to the field plate and a second window therethrough to the second
 13 contact region;
 14 metal conductors extending over the polysilicon field plate, the conductors formed
 15 in the same layer of metal as forms contacts to the first and second contact regions of the resistor.

1 2. The integrated circuit as recited in claim 1, wherein the first insulative
 2 material is an oxide.

1 3. The integrated circuit as recited in claim 1, wherein the second insulative
 2 material is an oxide.

1 4. The integrated circuit as recited in claim 1, further comprising:
 2 an insulative spacer formed around the field plate.

1 5. The integrated circuit as recited in claim 1, further comprising:

an enhanced contact region formed at a polysilicon-substrate interface in the window of the first layer of insulative material.

6. The integrated circuit as recited in claim 1, further comprising:
a first barrier layer formed at a metal-polysilicon interface in the first window of the second layer of insulative material.

7. The integrated circuit as recited in claim 6, further comprising:
a second barrier layer formed at a metal-first barrier layer interface in the first window of the second layer of insulative material.

8. The integrated circuit as recited in claim 1, further comprising:
a first barrier layer formed at a metal-substrate interface in the second window of the second layer of insulative material.

9. The integrated circuit as recited in claim 8, further comprising:
a second barrier layer formed at a metal-first barrier layer interface in the second window of the second layer of insulative material.

10. An integrated circuit including a field plated resistor, comprising:
a resistor formed in a substrate, the resistor having first and second contact regions:
a first layer of insulative material over the resistor, the first layer of insulative material having a window therethrough to the first contact region;
a layer of doped polysilicon over the first layer of insulative material to define a field plate over the resistor, the polysilicon filling the window and making contact with the first contact region of the resistor, the field plate extending over the resistor body to proximate the second contact region;

10 a second layer of insulative material over the resistor, a portion of the second layer
11 of insulative material covering the field plate, the second layer of insulative material having a
12 first window therethrough to the field plate and a second window therethrough to the second
13 contact region;

14 metal conductors in a first layer of metal in the integrated circuit extending over
15 the polysilicon field plate, the conductors formed in the same layer of metal as forms contacts to
16 the first and second contact regions of the resistor.

1 11. The integrated circuit as recited in claim 10, wherein the first insulative
2 material is an oxide.

3 12. The integrated circuit as recited in claim 10, wherein the second insulative
4 material is an oxide.

5 13. The integrated circuit as recited in claim 10, further comprising:
6 an insulative spacer formed around the field plate.

7 14. The integrated circuit as recited in claim 10, further comprising:
8 an enhanced contact region formed at a polysilicon-substrate interface in the
9 window of the first layer of insulative material.

10 15. The integrated circuit as recited in claim 10, further comprising:
11 a first barrier layer formed at a metal-polysilicon interface in the first window of
12 the second layer of insulative material.

13 16. The integrated circuit as recited in claim 15, further comprising:
14 a second barrier layer formed at a metal-first barrier layer interface in the first
15 window of the second layer of insulative material.

16 17. The integrated circuit as recited in claim 10, further comprising:

2 a first barrier layer formed at a metal-substrate interface in the second window of
3 the second layer of insulative material.

1 18. The integrated circuit as recited in claim 17, further comprising:
2 a second barrier layer formed at a metal-first barrier layer interface in the second
3 window of the second layer of insulative material.

1 19. A field plated resistor, comprising:
2 a resistor formed in a substrate, the resistor having first and second contact
3 regions:

4 a first layer of insulative material over the resistor, the first layer of insulative
5 material having a window therethrough to the first contact region;

6 a layer of doped polysilicon over the first layer of insulative material to define a
7 field plate over the resistor, the polysilicon filling the window and making contact with the first
8 contact region of the resistor, the field plate extending over the resistor body to proximate the
9 second contact region;

10 a second layer of insulative material over the resistor, a portion of the second layer
11 of insulative material covering the field plate, the second layer of insulative material having a
12 first window therethrough to the field plate and a second window therethrough to the second
13 contact region;

14 metal conductors extending over the polysilicon field plate, the conductors formed
15 in the same layer of metal as forms contacts to the first and second contact regions of the resistor.

1 20. The field plated resistor as recited in claim 19, wherein the first insulative
2 material is an oxide.

1 21. The field plated resistor as recited in claim 19, wherein the second
2 insulative material is an oxide.

1 22. The field plated resistor as recited in claim 19, further comprising:
2 an insulative spacer formed around the field plate.

1 23. The field plated resistor as recited in claim 19, further comprising:
2 an enhanced contact region formed at a polysilicon-substrate interface in the
3 window of the first layer of insulative material.

1 24. The field plated resistor as recited in claim 19, further comprising:
2 a first barrier layer formed at a metal-polysilicon interface in the first window of
3 the second layer of insulative material.

1 25. The field plated resistor as recited in claim 24, further comprising:
2 a second barrier layer formed at a metal-first barrier layer interface in the first
3 window of the second layer of insulative material.

1 26. The field plated resistor as recited in claim 19, further comprising:
2 a first barrier layer formed at a metal-substrate interface in the second window of
3 the second layer of insulative material.

1 27. The field plated resistor as recited in claim 26, further comprising:
2 a second barrier layer formed at a metal-first barrier layer interface in the second
3 window of the second layer of insulative material.

add
a6
add
c2